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Abstract—We propose a novel dynamic voltage scaling (DVS)
approach for reliable and energy efficient cache memories. First,
we demonstrate that, as memories age, leakage power reduction
techniques become more effective due to sub-threshold current
reduction with aging. Then, we provide an analytical model and
a design exploration framework to evaluate trade-offs between
leakage power and reliability, and propose a BTI and leakage
aware selection of the “drowsy” state retention voltage for DVS
of cache memories. We propose three DVS policies, allowing us
to achieve different power/reliability trade-offs. Through SPICE
simulations, we show that a critical charge and a static noise
margin increase up to 150% and 34.7%, respectively, is achieved
compared to standard aging unaware drowsy technique, with a
limited leakage power increase during the very early lifetime, and
with leakage energy saving up to 37% in 10 years of operation.
These improvements are attained at zero or negligible area cost.
I. INTRODUCTION
Power has become a major concern for modern processor
design due to thermal dissipation limitations of packaging
and cooling [8]. As technology shrinks, leakage power is
increasing dramatically, to the point where it can be nearly
as large as dynamic power [8]. SRAMs are responsible for an
important portion of the total chip leakage power consumption
[13], because they occupy a large area of the chip. As an
example, large L2/L3 cache memories in recent multicore pro-
cessors occupy a large portion of the die, and they potentially
represent a big source of leakage power, since they may remain
unaccessed for long periods [10].
Power gating and dynamic voltage scaling (DVS) are two
leakage power reduction techniques for memories [8], [16]. Al-
though power gating is more effective in saving leakage power,
it does not support data retention. Therefore, in power-gated
cache memories, data are retrieved from upper level memories
in the memory hierarchy, with performance penalties and the
risk to undermine the energy savings of power gating.
On the other hand, DVS guarantees data retention, but is
less effective for leakage power saving. Among DVS solutions
[4], [6], [8], [9], the drowsy technique is proposed for on-chip
caches [7], and is the focus of this paper. According to drowsy
DVS, cache lines that are not being accessed are set into a low
voltage mode (drowsy mode). During drowsy mode, the cache
state is preserved, so there is no need to reload data from
upper level memories. Therefore, the drowsy cache technique
can allow up to 75% of energy reduction with no more than
1% of performance overhead [7], [12].
The low voltage of drowsy mode, denoted as drowsy voltage
V Ddd , degrades the reliability of the memory compared to
active mode, and a memory cache line could stay in drowsy
mode for a big portion of its lifetime [10]. Indeed, soft error
susceptibility increases substantially due to critical charge
Qcrit reduction when supply voltage is reduced [5]. Moreover,
memory robustness to noise decreases due to static noise
margin (SNM) reduction [11].
Both soft error susceptibility and SNM of low-power mem-
ories are further undermined by device aging. Bias tem-
perature instability (BTI), whose main effect is to increase
MOS transistor threshold voltage (Vth), is considered the
primary parametric failure mechanism for nanometer CMOS
technology [2], [17]. In [11], the negative effect of aging on
memory reliability has been considered for the selection of the
minimum voltage that guarantees high reliable data retention
in low-power memories. However, this technique ignores the
positive effect of BTI-induced aging on the sub-threshold
current reduction, as shown in [15].
In this paper, to the best of our knowledge, we are the
first to show that BTI-induced degradation can considerably
benefit leakage power saving of drowsy cache memories, and
we propose a BTI and leakage aware DVS approach for
reliable low-power cache memories. In Sec. II, we review
drowsy technique and BTI. In Sec. III, we first propose a
DVS aware aging analytical model allowing us to properly
account for the degradation of a drowsy memory and, based
on that, we assess the BTI impact on a drowsy memory
cell, considering a standard drowsy cache design. Through
SPICE simulations, we show that leakage power may reduce
by more than 35% during the first month of operation, by more
than 48% during the first year, and up to 61% in 10 years
of memory operation, considering a drowsy cache memory
cell implemented in a 32nm, Metal Gate, High-K, Strained-
Si CMOS technology [1]. Based on the proposed analytical
model, in Sec. IV we develop a design exploration framework
allowing us to evaluate several possible trade-offs between
power consumption and reliability. Then, in Sec. V, we derive
three drowsy voltage selection policies, each characterized by
a different leakage power and reliability trade-off. Through
SPICE simulations, we show this improves soft error resilience
and SNM during drowsy mode, compared to a standard drowsy
cache technique, exhibiting a Qcrit and SNM increase up to
150% and 34.7%, respectively. A very limited increase in
leakage power consumption, compared to the value expected
by a standard, BTI-unaware drowsy technique is exhibited
during only the very early lifetime, while a leakage energy
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saving up to 37% for 10 years of operation is achieved.
These improvements are attained at zero or very limited
area overhead (estimated under 3% for a 64 byte size cache
memory line). Finally, in Sec. VI we draw some conclusions.
II. BACKGROUND
Bias temperature instability causes a threshold voltage in-
crease in MOS transistors, denoted by ∆Vth, when they are
ON (stress phase) [3]. BTI-induced degradation is partially
recovered when MOS transistors are polarized in their OFF
state (recovery phase). Negative BTI (NBTI) is observed in
pMOS transistors, and it usually dominates against the positive
BTI (PBTI) observed in nMOS transistors [3]. The reaction-
diffusion model in [3] allows designers to estimate ∆Vth as
a function of technology parameters, operating conditions and
time. Since ∆Vth does not depend on the frequency of input
signals, but only on the total amount of the stress time, in
[17] a simple analytical model has been proposed that allows
designers to estimate long term threshold voltage shift. It is:
∆Vth = χK
√
Cox(Vdd − Vth)αntn (1)
The parameter Cox is the oxide capacitance, t is the operating
time, and α is the fraction of the operating time during which
a MOS transistor is under a stress condition. It is 0 ≤ α ≤ 1,
where α = 0 if the MOS transistor is always OFF (recovery
phase), while α = 1 if it is always ON (stress phase). The
exponent n = 1/6 is a fitting parameter; the coefficient χ
allows us to distinguish between PBTI and NBTI. Particularly,
χ equals 0.5 for PBTI, and 1 for NBTI. The parameter K
lumps technology specific and environmental parameters, and
has been estimated to be K ' 2.7V 1/2F−1/2s−n by fitting
the model with the experimental results reported in [18].
Drowsy cache is a promising approach to reduce leakage
power of cache cells, yet retaining their state, based on DVS
[7]. When a cache line is not accessed, it is put into a low-
power drowsy mode, thus reducing considerably the associated
leakage power consumption (Pleak = VddIleak). The high
voltage level is restored before cache line content is accessed.
Leakage current Ileak has two main contributors [8]: sub-
threshold current and gate current. Sub-threshold current con-
tribution dominates, since gate current can be well controlled
by the use of high-k dielectrics. Therefore, in a first order
approximation [8], MOS transistor leakage current Ileak is:
Ileak ' µCox
(
kT
q
)2
W
L
e
−q(Vgs−Vth)
mkT . (2)
If Vdd (VGS) reduces, Ileak decreases as well, so does Pleak. In
standard drowsy caches [7] the low Vdd value employed during
the drowsy mode is determined in order to considerably reduce
Pleak, yet being able to retain the memory state, without con-
sidering BTI-induced degradation. It is approximately equal
to 1.5× the value of the threshold voltage of memory cell
transistors [7], a value that guarantees a good leakage power
reduction, yet providing the design with adequate margins
against noise and process variations [7]. Therefore, designers
identify an expected leakage power consumption in drowsy
Fig. 1. Drowsy memory cell [7].
mode as a target, which remains constant for the whole
memory lifetime.
III. ANALYSIS OF BTI IMPACT ON A DROWSY MEMORY
LEAKAGE POWER AND RELIABILITY
In order to assess the impact of BTI on a drowsy memory,
we considered the memory cell scheme shown in Fig. 1. It has
been implemented in a 32nm Metal Gate, High-K Strained-Si
CMOS technology [1], with a supply voltage (during active
mode) Vdd = 1V . Particularly, the high Vth low power model
(denoted by V Hth ) has been adopted to implement the pMOS
power switches connected to the power supplies, as suggested
in [7], while all other transistors have been designed using
the low Vth high performance model (denoted by V Lth). The
value of the drowsy voltage is set to V Ddd=0.65V, which is
approximately equal to 1.5 × V Lth [7]. In Fig. 1 the leakage
current paths are also highlighted (dashed arrows).
A. DVS Aware Aging Model for Drowsy Cache Memories
When a cache line switches to drowsy mode, its supply
voltage is reduced, thus decreasing BTI degradation compared
to active mode. Therefore, to properly estimate the BTI
degradation of a memory cell, we modified the model in (1)
to account for the different degradation induced during active
mode and drowsy mode. Let us define as access ratio the ratio
between the total operating time and the time during which the
considered cache line is operating in active mode, and denote
it by γ. In turn, the ratio of the operating time during which
the memory is operating in drowsy mode is (1 − γ). Note
that the power switch connected to the drowsy Vdd and the
transistors composing a memory cell experience a different
stress time. Given α the stress time ratio (Sec. II), the new
aging model formulation for the V Lth transistors composing a
drowsy memory cell is:
∆V Lth = χK
{
γ
√
Cox(Vdd − V Lth)+
+ (1− γ)
√
Cox(V Ddd − V Lth)
}
αntn. (3)
The V Hth pMOS power switch connected to the drowsy Vdd
is exposed to a stress time with a ratio α = (1−γ). Therefore,
the aging model for this transistor is:
∆V Hth = K
√
Cox(V Ddd − V Hth )(1− γ)ntn. (4)
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Fig. 2. Threshold voltage degradation profile over time for both low Vth and
high Vth transistors, as a function of: (a) access ratio γ (V Ddd = 0.65V); (b)
V Ddd (γ = 0.5).
In Fig. 2, we depict the trend over time of the threshold
voltage degradation of the memory cell transistors, as given
by (3), and of the power switch connected to the drowsy
Vdd, as given by (4). The value of the stress ratio α has
been set equal to 0.5, and values 0.25, 0.5 and 0.75 have
been considered for the access ratio γ, as highlighted in Fig.
2(a). Note that cell transistors (Low Vth) experience a higher
degradation compared to power switch (High Vth) connected
to the drowsy Vdd. Moreover, the degradation of memory cell
transistors increases with γ, since larger γ values represent
longer time periods during which the memory operates in
active mode (powered with Vdd = 1V ) and is subjected to a
larger stress. On the other hand, the degradation of the power
switch connected to V Ddd decreases with γ, since the stress
ratio for this transistor is given by (1 − γ). In Fig. 2(b), the
trend over time of ∆Vth for different values of V Ddd (0.65V,
0.7V, 0.75V and 0.8V) is shown. As expected, the degradation
increases with voltage, and this increase is more evident for
the high Vth power switch than the low Vth cell transistors.
B. BTI-Induced Degradation of Soft Error Susceptibility and
SNM During Drowsy Mode
DVS increases memory soft error susceptibility and reduces
SNM [5]. As a result, drowsy memories are much more
susceptible to reliability threats when operated in drowsy mode
than in active mode. Therefore, we assess the BTI-induced
degradation of soft error susceptibility and SNM of a cache
memory, when it operates in drowsy mode.
Soft error susceptibility is evaluated by considering the
critical charge Qcrit, which is defined as the minimum amount
of charge collected by a node that is able to flip the affected
memory cell. In drowsy mode, Qcrit reduces by more than
87% compared to active mode (from 10.4fC to 1.3fC at t0).
Moreover, Qcrit is further degraded by BTI. To evaluate
Qcrit profile over time, we estimate ∆Vth by (3) for cell
transistors and (4) for power switches. Similarly to [14], [18],
the estimated ∆Vth values for each considered lifetime have
been utilized to customize the SPICE device model, so that
each transistor is simulated with the proper BTI degradation.
In Fig. 3, the Qcrit values for a memory lifetime up to 10 years
are shown for different values of access ratio γ. The relative
Qcrit reductions with respect to t0 value are also shown. Note
that the Qcrit decreases by more than 26% over 10 years,
reaching 20% reduction after only 1 year. Moreover, Qcrit
Fig. 3. Critical charge profile over time for the considered values of access
ratio γ and V Ddd)=0.65V, and relative reduction with respect to Qcrit at t0:
Qcrit(t0)−Qcrit(t)]/Qcrit(t0)].
Fig. 4. SNM for trend over time Vdd(Dst)=0.65 and access ratio γ = 0.5:
(a) butterfly plot; (b) SNM reduction over time with respect SNM at t0:
[SNM(t0)− SNM(t)]/SNM(t0)]
slightly depends on access ratio γ, despite the fact that the
threshold voltage degradation shows an evident dependence
on it. This can be attributed to the opposite dependence of
degradation of cell transistors and power switch on γ (Fig.
2(a)). The Qcrit reduction impact is greater compared to that
exhibited by standard SRAM cell operating with Vdd = 1V .
For this latter we found a 11.4% Qcrit reduction over 10 years,
in line with the values reported also in [14]. This difference
(26% to 11.4%) can be attributed to the presence of the
power switch, whose BTI degradation exacerbates the Qcrit
reduction.
As for SNM, we found that, in drowsy mode, it is reduced to
less than 56% of that of active mode (from 376mV to 210mV
at t0). Moreover, similarly to the case of Qcrit, BTI-induced
degradation further decreases SNM over time. SNM profile has
been obtained graphically by means of the butterfly plot, and
the SPICE simulation results are depicted in Fig. 4. The SNM
reduces by 9.5% over ten years of operation, thus exhibiting
a degradation over time considerably lower than Qcrit. No
appreciable impact of access ratio γ was found.
C. BTI Impact on Leakage Power during Drowsy Mode
For the considered case study, when a memory cell switches
from active mode to drowsy mode, leakage power drops to
227pW , with a reduction exceeding 94% with respect to a
standard memory design with no DVS. This value represents
the leakage power expected to be consumed by a standard
drowsy technique not accounting for BTI. We will refer to this
value as expected leakage power at t0, and we will denote it as
EPleak0. Instead, we expect that leakage power considerably
decreases as memory ages [15]. This is confirmed by the
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Fig. 5. Leakage power trend over time for the considered values of γ
and Vdd(Dst)=0.65V, and relative variation with respect to t0 values:
[Pleak(t0)− Pleak(t)]/Pleak(t0)].
simulation results shown in Fig. 5 for the considered values
of access ratio γ (0.25, 0.5 and 0.75). The relative reduction
over time is also shown. After only 1 month of operations,
leakage power reduction ranges from 28% (γ = 0.25) to
35% (γ = 0.75); after 10 years, leakage power reduction
reaches 51% for γ = 0.25, and 61% for γ = 0.75. We
observe that, similarly to Qcrit and SNM, leakage power
decreases after 1 month of operation by more than 50% of
the variation exhibited after 10 years of operation. On the
other hand, leakage power variation depends noticeably on
access ratio γ. In particular, the leakage power variations
for γ = 0.25 (lowest degradation, as shown in Fig. 2(a))
and γ = 0.75 (highest degradation) differ by 10%. This is
attributed to the higher sensitivity of leakage power to Vth
degradation compared to Qcrit and SNM. These two quantities
are proportional to the driving strength (active current) of
memory cell transistors, which depends almost linearly on
the overdrive voltage Vgs − Vth. Instead, the sub-threshold
leakage current, which is the dominant contributor to leakage
power, varies exponentially with Vgs − Vth, as reported in
(2). Finally, SPICE simulation results confirm that leakage
power decreases over time to a value considerably lower
than EPleak0 estimated by a standard, BTI-unaware drowsy
technique, clearly showing the positive effect of aging on
leakage power.
IV. PROPOSED FRAMEWORK FOR POWER & RELIABILITY
AWARE DVS DESIGN EXPLORATION
The beneficial impact of aging on leakage power, which
reduces over time well below the expected value EPleak0 has
been ignored so far by DVS techniques. We propose to trade-
off some of this leakage power over-reduction in order to
counteract the detrimental effect of BTI aging on soft error
susceptibility and SNM, thus improving memory reliability.
This can be achieved by selecting a higher drowsy voltage to
be applied to cache lines not being accessed. Of course, dif-
ferent drowsy voltage values enable to achieve different trade-
offs between leakage power consumption and reliability. In this
section, we develop a design exploration framework allowing
designers to evaluate leakage power and reliability trade-offs.
In this regard, we analyze the trend over time of Pleak, Qcrit
and SNM considering three different drowsy modes, denoted
by DP1, DP2 and DP3 characterized by the following drowsy
supply voltages, all higher than the value of the standard
Fig. 6. Leakage power profile for a cache memory implementing drowsy
modes DP1, DP2 and DP3, for the considered access ratio γ values.
Fig. 7. Critical charge profile for a cache memory implementing drowsy
modes DP1, DP2 and DP3, for the considered values of access ratio γ
(solid lines), and variations over the standard drowsy memory Dst (dashed
lines): [Qcrit(DPi, t)−Qcrit(Dst, t)]/Qcrit(Dst, t)], for i = (1, 2, 3).
drowsy technique (Vdd(Dst) = 0.65V ): Vdd(DP1) = 0.7V ,
Vdd(DP2) = 0.75V and Vdd(DP3) = 0.8V .
In Fig. 6, we show the Pleak profile for a cache memory
implementing drowsy modes DP1, DP2 and DP3, and for
the three considered values of access ratio γ. Similarly to the
results depicted in Fig. 5, Pleak decreases rapidly for all values
of γ. As expected, Pleak values at t0 are higher than EPleak0
(dashed red line in Fig. 6). However, in the case of drowsy
mode DP1, Pleak drops below EPleak0 after less than a month
of operation for all values of γ. For the drowsy mode DP2,
instead, EPleak0 is reached after 1.2 years for γ = 0.75, 2.7
years for γ = 0.25, 1.8 years for γ = 0.5. Finally, for the
drowsy mode DP3, EPleak0 is approximated only for γ =
0.75 after 10 years of operation.
Fig. 7 shows the Qcrit profile over time for the considered
scenarios and access ratio γ, together with the respective
variations over the standard drowsy technique Dst (dashed
lines). Qcrit profiles for different γ are completely overlapped.
As expected, the Qcrit increases noticeably with the increase
of drowsy Vdd. The Qcrit improvement over Dst ranges
from 50% for the DP1 scenario to approximately 250% for
the DP3 scenario. Moreover, we can observe that the Qcrit
improvement slightly varies over time.
In Table I, we report the SNM values for the considered
scenarios for several lifetime values, together with the respec-
tive variation over the SNM provided by the standard drowsy
memory Dst. As can be seen, the provided SNM improvement
over the standard approach ranges from 11.1% for the DP1
scenario to 34.7% for the DP3 scenario.
So far, we have addressed the analysis of the impact of
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TABLE I
SNM VALUES AND VARIATION OVER A STANDARD DROWSY TECHNIQUE
(∆ = [(SNM(DPi, t)− SNM(Dst, t)]/SNM(Dst, t), i = 1, 2, 3)
Lifetime
Vdd(DP1) = 0.7V Vdd(DP2) = 0.75V Vdd(DP3) = 0.8V
SNM (mV) ∆% SNM (mV) ∆% SNM (mV) ∆%
t0 235 11.9 258 22.9 282 34.3
1m 225 11.4 245 21.3 270 33.7
1y 222 11.6 242 21.6 267 34.2
10y 211 11.1 233 22.6 256 34.7
Fig. 8. Reliability power efficiency metric profile over time for the considered
drowsy voltage modes DP1, DP2 and DP3 and access ratio γ = 0.75.
the considered drowsy modes on either leakage power or
reliability features (Qcrit and SNM) separately. We now define
a new metric allowing us to jointly evaluate reliability and
leakage power consumption. Particularly, we focus on Qcrit as
a reliability aspect, which has been found to be much more de-
pendent on the adopted drowsy Vdd and to degrade much more
than SNM with aging. The new metric, defined as Qcrit/Pleak,
represents the critical charge offered by a solution per unit
of leakage power consumed. It is therefore an evaluation of
the power efficiency in providing resilience against soft errors
during drowsy mode. It is depicted in Fig. 8 as a function of
drowsy voltage and lifetime. As we can see, the Qcrit/Pleak
metric increases over time for all considered cases. Indeed,
as discussed in Sec. III, Pleak decreases faster with lifetime
compared to Qcrit. Moreover, the depicted function exhibits
a maximum for Vdd(DP2) = 0.75V for all lifetime values.
This can be explained by considering that Pleak increases
exponentially with Vdd, while Qcrit is almost linear with it.
If for small value of the drowsy Vdd the Qcrit/Pleak metric
is benefited by an increase of power supply, larger drowsy
Vdd values turn-out to be a power inefficient approach for soft
error resilience increase.
V. PROPOSED DVS POLICIES FOR RELIABLE LOW POWER
CACHE MEMORIES AND VALIDATION RESULTS
From the simulation results obtained with the proposed de-
sign exploration framework, we derive and evaluate three dif-
ferent drowsy Vdd selection policies, leading to three different
power and reliability trade-offs. They are: 1) static selection of
a drowsy power supply suitably higher than in the standard ap-
proach (equal to 0.65V) in order to increase memory reliability
yet meeting leakage power/energy constraints, referred to as
Upgraded Drowsy and denoted by UD; 2) dynamic (adaptive)
selection of drowsy Vdd over time, in order to further increase
reliability compared to UD, yet meeting leakage power/energy
constraints, referred to as Upgraded Adaptive Drowsy, and
Fig. 9. UD: variation over time of (a) leakage energy and (b) Qcrit and
SNM, over the standard drowsy technique.
denoted by UAD; 3) selection of a drowsy Vdd in order
to maximize the Qcrit/Pleak metric, as defined in Sec. IV,
referred to as Reliable power Efficient Drowsy, and denoted
by RED. The proposed drowsy Vdd selection policies have
been validated through SPICE simulations by evaluating the
leakage energy saving with respect to the value expected for a
standard, BTI-unaware drowsy technique. Moreover, Qcrit and
SNM variation over the standard drowsy technique have been
also considered as metrics for comparison, and evaluated as
[A(Dpi, t) − A(Dst, t)]/A(Dst, t)], with A = (Qcrit, SNM)
and i = 1, 2, 3.
In the UD policy, a drowsy power supply Vdd(DP1) = 0.7V
is selected. Fig. 9 depicts the obtained simulation results. As
can be seen, in 10 years of operation the energy saving (Fig.
9(a)) ranges from 26% for γ = 0.25 to 38% for γ = 0.75. As
for the Qcrit improvement over time (Fig. 9(b)), it ranges from
68% at t0 to 57% at 10 years, while SNM increase is in the
interval 11%-12% for all lifetime values. It is worth noticing
that the UD does not introduce any hardware overhead over
the standard drowsy technique.
If the UAD policy is adopted, the memory switches from
drowsy mode DP1 (Vdd(DP1) = 0.7V ) to drowsy mode
DP2 (Vdd(DP2) = 0.75V ) during its lifetime, in order to
further improve reliability compared to the UD, yet meeting
the leakage/power energy constraint. The selection over time
of the proper drowsy Vdd can be driven by a control signal
provided by an already present aging monitor, or generated at
system level. Considering the simulation results shown in Fig.
6 (Sec. IV), the switching time from DP1 to DP2 has been
set at the fourth year, which allows us to meet the expected
leakage power constraint for all considered values of access
ratio γ. Fig. 10(a) shows the leakage energy saving over a
standard drowsy technique. When the drowsy mode switches
from DP1 to DP2, the energy saving over the expected value
reduces, and then increases again up to 20% (for γ = 0.75)
after 10 years of operation. Meanwhile, the Qcrit (SNM)
improvement over time (Fig. 10(b)) increases from around
60% (11%) during the first 3 years, to slightly less than
150% (25%) for the rest of lifetime. Compared to the UD,
a higher soft error resilience over time is achieved at the cost
of less energy saving over the standard drowsy technique.
The described reliability improvement comes together with
a small hardware cost, since this approach requires the on-
chip generation of 2 different drowsy Vdd, one additional
power switch and an ad-hoc control logic per cache line. The
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Fig. 10. UAD: variation over time of (a) leakage energy and (b) Qcrit and
SNM, over the standard drowsy technique.
Fig. 11. RED: variation over time of (a) leakage energy and (b) Qcrit and
SNM, over the standard drowsy technique.
detailed design and evaluation of this additional circuit is out
of the scope of this paper. Roughly estimating its hardware
overhead over the standard drowsy memory technique in terms
of transistor count, it is lower than 3% for a cache memory
with a 64 byte line size.
In the RED policy, the drowsy voltage Vdd(DP2) = 0.75V
is selected in order to maximize the the Qcrit/Pleak metric,
thus the power efficiency in providing drowsy memory with
soft error resilience. From the simulation results in Fig. 11,
we can see that the Qcrit (SNM) increase with respect to the
standard drowsy technique is in the range 144%-153% (21.6%-
22.7%) over the whole lifetime. This noticeable reliability
improvement is achieved at the cost of an increase in leakage
energy consumption for the first 4 years of operation over the
standard drowsy technique, but with no hardware overhead.
VI. CONCLUSIONS
We have shown that BTI-induced degradation can consider-
ably benefit leakage power saving of drowsy cache memories.
We developed an analytical model and a design exploration
framework allowing us to evaluate several trade-offs between
power consumption and reliability, and proposed a BTI and
leakage aware selection of the drowsy voltage for DVS of
cache memories. Finally, we proposed three DVS policies,
allowing us to achieve different power/reliability trade-offs.
Through SPICE simulations, we showed that, compared to
standard aging unaware drowsy technique, a critical charge
improvement up to 150% and a static noise margin increase
up to 34.7% is enabled, with a limited increase in leakage
power during only the very early lifetime, and with leakage
energy saving up to 37% in 10 years of operation. These
improvements are attained at no or very limited area overhead,
estimated under 3% for a 64 byte size cache memory line.
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